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The  National  Spherical  Tokamak  Experiment  (NSTX)  is  undergoing  a  wealth  of upgrades  (NSTX-U).  These
upgrades,  especially  including  an elongated  pulse  length,  require  broad  changes  to the  control  system
that  has  served  NSTX  well.  A  new ﬁber  serial  Front  Panel  Data  Port  input  and output  (I/O)  stream  will
supersede  the aging  copper  parallel  version.  Driver  support  for  the  new  I/O and  cyber  security  concerns
require  updating  the  operating  system  from  Redhat  Enterprise  Linux  (RHEL)  v4 to  RedHawk  (based  on
RHEL)  v6.  While  the  basic  control  system  continues  to use the  General  Atomics  Plasma  Control  System
(GA  PCS),  the effort  to forward  port  the  entire  software  package  to  run  under  64-bit  Linux  instead  of
32-bit  Linux  included  PCS  modiﬁcations  subsequently  shared  with  GA  and  other  PCS  users.  Software
updates  focused  on  three  key  areas:  (1)  code  modernization  through  coding  standards  (C99/C11),  (2)
code portability  and  maintainability  through  use  of  the  GA  PCS  code  generator,  and  (3)  support  of  64-bitedHawk platforms.  Central  to the  control  system  upgrade  is the  use  of a complete  real  time  (RT)  Linux  platform
provided  by Concurrent  Computer  Corporation,  consisting  of  a computer  (iHawk),  an  operating  system
and  drivers  (RedHawk),  and  RT  tools  (NightStar).  Strong  vendor  support  coupled  with  an  extensive  RT
toolset inﬂuenced  this  decision.  The  new  real-time  Linux  platform,  I/O,  and software  engineering  will
foster  enhanced  capability  and  performance  for NSTX-U  plasma  control.
© 2014  The  Authors.  Published  by  Elsevier  B.V.  This  is  an  open  access  article  under the  CC  BY-NC-ND. Introduction
The NSTX Control System (NCS) [4,5] currently provides control
apabilities to achieve the physics objectives of the National Spher-
cal Tokamak Experiment (NSTX) [1]. The NCS runs on a real time
omputer with a modiﬁed Linux operating system and communi-
ates with the outside world using the Front Panel Data Port (FPDP)
rotocol. The actual plasma control algorithms [4,5,9] run within
he framework of the General Atomics Plasma Control System (PCS)
6–8] as a component of the overall NCS. Other NCS components
mplemented by NSTX convert the physics-oriented outputs of the
CS into various formats for the hardware to understand.
NSTX is currently undergoing a multi-year upgrade (NSTX-U)
2]. This upgrade targets multiple critical areas for spheri-
al torus research, including high-beta non-inductive operation
3], plasma proﬁle control, and boundary [3a] and divertor
ptimization [3b,3c], all of which require advanced control capa-
ilities. To improve maintainability and provide enhanced support
or NSTX-U operations, the NCS requires signiﬁcant upgrades.
∗ Corresponding author. Tel.: +1 609 243 3064.
E-mail address: kerickso@pppl.gov (K.G. Erickson).
ttp://dx.doi.org/10.1016/j.fusengdes.2014.04.069
920-3796/© 2014 The Authors. Published by Elsevier B.V. This is an open access article unlicense (http://creativecommons.org/licenses/by-nc-nd/3.0/).
Section 2 describes the new real time computer hardware. Section 3
describes the underlying FPDP transport system upgrade. Section 4
describes the required OS changes. Section 5 describes the numer-
ous software improvements. Section 6 summarizes the upgrade
activities and presents directions for future work. The enhanced
performance provided by this system will enable improved plasma
control, facilitating a reduced disruption rate [10] and thus
enabling the critical enhanced pulse length mission of the NSTX-U
facility.
2. New real time computer
To prepare for a series of control system upgrades, it proved
effective to ﬁrst purchase a prototype machine to test the proposed
platform. This prototype closely matches the eventual purchase for
NSTX-U, updated to keep pace with technology. Currently, the spec-
iﬁcations for the new computer include 64 2.8 GHz cores across four
16-core AMD  Opteron 6386 SE processors on a SuperMicro H8QG6-
F mainboard with 64 GB 1866 MHz  Registered ECC memory. This
is a factor of 8 improvement in processing power over the previ-
ous generation [5] control computer. Also included are several PCI
Express cards: a CUDA-capable video card for future GPU  program-
ming, two 4-port ﬁber optic SL240 FPDP cards, and a Concurrent
der the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/3.0/).
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ealtime Clock and Interrupt Module (RCIM). This leaves two free
lots for future use.
Local ﬁles stored on disk predominantly consist of the oper-
ting system installation and associated software packages. Any
ustomized conﬁguration ﬁles (i.e./etc/*) remain under revision
ontrol [18], and the entire system is backed up nightly [17]. All
STX-U speciﬁc software, data, and related ﬁles live on a remote
FS mount. The NSTX-U conﬁguration still utilizes a RAID, however
t is primarily to insure against failures that would disrupt opera-
ions rather than to guarantee data integrity. This allows plasma
ischarges to continue without interruption should a hard drive
ail during the run day. We  can then repair or replace when there
s less impact to our overall mission.
The RAID consists of two disks arranged in a RAID 1 mirror, a hot
pare, and a scratch disk. A RAID 5 would of course be possible, but
uch sophistication serves no beneﬁt given the primary purpose of
he RAID in the NSTX-U conﬁguration. The controller is an onboard
SI MegaRAID for increased reliability without incurring signiﬁcant
PU overhead. This is technically a ﬁrmware/driver based RAID,
hus optimum performance requires some software support (typ-
cally via the dmraid tool). However, testing has shown this to be
ess intrusive than a full software solution using the mdadm Linux
oftware RAID utility and more cost effective than a full hardware
olution.
The new computing platform fully supports version 2.0 of the
ntelligent Platform Management Interface (IPMI). This is essen-
ially a second computer running on the same motherboard as the
ain host computer with its own ethernet management port and
irect access to certain hardware facilities. It provides a remote
ser the ability to perform hard resets or even low level BIOS
aintenance actions that previously required physical console
ccess. SuperMicro’s IPMI implementation includes access via a
eb browser connecting to a web server running on the manage-
ent port, as well as access via ssh and access via any standard IPMI
ool.
To support online testing with live data, NSTX installed a sec-
nd identical computer attached to the FPDP input stream, while
he output stream remained connected solely to the primary com-
uter. In this way, a user could exercise a new or modiﬁed algorithm
n a live system and with live data but without impacting opera-
ions. This technique changed the algorithm rollout sequence to
nclude live testing prior to ﬁnal deployment on the real system.
STX-U will further extend the concept beyond plasma control
lgorithm enhancements. Operating system changes, hardware
hanges, policy changes, and anything else about the entire oper-
ting environment will receive extensive testing in a non-intrusive
ay to greatly reduce the possibility of either (1) new advance-
ents breaking the system, or (2) stagnation for fear of (1).
In tandem with the OS choice, the new computer as speciﬁed
bove comes from Concurrent Computer Corporation (CCUR) as a
omplete package named iHawk, bundled with the RedHawk OS.
chieving microsecond response time requires holding hardware
omponents to a very high standard, and subsequently verifying
he performance metrics in an appropriate environment. While the
STX-U project certainly has the capability to specify, build, and
est a real time platform in house, it is a cost and time saving mea-
ure to outsource that role to an organization that specializes in
he industry. In this way, NSTX-U engineers can focus on the core
usiness of plasma control.
. New operating systemThe NSTX Control System operated on a linux platform run-
ing the 32-bit version of Red Hat Enterprise Linux 4 (RHEL4).
his operating system (OS) has reached end of life as of February and Design 89 (2014) 853–858
29, 2012. While this does not directly translate into an immedi-
ate technical need to change to a different version or vendor, it
signiﬁes a situation that both in theory and in practice is prob-
lematic. Newly discovered bugs remain unﬁxed, vendor software
support becomes prohibitively expensive, and security vulnerabil-
ities without updates add risk and violate policy. The hardware
itself is unobtainable, the original vendor is out of business, and
the drivers currently in use do not support a 64-bit platform or
newer kernel. New hardware vendors no longer support the old
OS, and the computer itself does not support new interface stan-
dards such as PCI Express. Upgrading the hardware to address these
concerns and to add improved I/O performance requires a fully
modernized system, as the aforementioned backwards compati-
bility is impractical. There is essentially a cascade of dependency
resolution failures that forces an extensive upgrade should even
the smallest attribute of the overall system change. This situation
is far from ideal, especially in a research environment where the
ability to rapidly deploy new ideas is paramount.
In evaluating OS possibilities, two  main distributions proved
suitable for consideration: Red Hat MRG  and Concurrent RedHawk.
Both of these distributions have the same underlying conﬁguration
principle: take a base OS, RHEL, and replace the kernel package
with a custom version that incorporates real time patches and other
associated changes. However, they do not use the same real time
patches or baseline kernel version, and the accompanying support
system is quite different.
The heart of the MRG  product is the CONFIG PREEMPT RT patch
[12–14]. This patch enables a new option for a real time appli-
cation to preempt a kernel lock that might run for hundreds of
milliseconds, which can be an eternity for fast real time applica-
tions. The obvious beneﬁt to this approach is that it allows a user
space real time application to push the kernel out of the way  in
favor of some deterministic event. Unfortunately, the increased
determinism comes at the cost of overall system throughput. One
such example of added latency due to this design is in the ker-
nel spin locks that were replaced with mutexes. On  our system as
described in Section 2, it takes 67 s to release a kernel mutex that is
in contention. That cost can be unacceptably high, such that the real
time application misses the deterministic event deadline anyway.
In NSTX-U, that deadline is 200 s, in which we have little room
for delays. Our low level input card drivers need to sample data
and process inputs with jitter less than 1 s. This proved impossi-
ble on MRG, as jitter was anywhere from 20 s to 50 s. Problems
like this combined with the overall complexity of the preemption
design have prevented the patch set from gaining acceptance in the
mainline Linux kernel since its creation in 2004, and ultimately in
the NSTX-U project.
RedHawk takes a simpler approach. Instead of trying to interfere
with critical kernel threads, RedHawk allows “shielding” a given
CPU core from any kernel activity at all. Kernel threads still run,
but they do not share cores with the real time applications. Con-
trary to the system-wide PREEMPT RT solution utilized by MRG,
processor shielding applies to a subset of cores and applications
depending on the actual real time needs. Shielded cores can block
access by any or all of interrupts, other applications, or even the
system timer itself. Given that a typical real time solution involves
distinguishing between “the real time application” and “the rest of
the system”, the ﬁne grained control afforded by shielding natu-
rally separates the two components. RedHawk takes this concept a
step further and allows shielding of Non-Uniform Memory Access
(NUMA) memory nodes as well, such that a given application stays
within the memory directly attached to its assigned CPU.Because the NSTX-U computer has a large core count, the Red-
Hawk approach is easy to integrate. With 64 cores available to
allocate between the kernel, real time applications, and support
software, there is plenty of headroom to guarantee proper isolation.
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wFig. 1. Current NSTX Ac
he current layout keeps the ﬁrst 4 cores dedicated to the operat-
ng system, 20 cores allocated for plasma control, one core running
othing but a maximum priority emergency access shell that nor-
ally sits idle, and the rest for a new Digital Coil Protection System
24] running in tandem across its own set of 24 cores. It is trivial to
hange the layout to experiment with various conﬁgurations using
he tools included with RedHawk (see Section 5.1).
RedHawk includes a tool called NightTune that provides a
raphical way to conﬁgure all aspects of the real-time settings,
ncluding afﬁnity, shielding, and NUMA of not just user applica-
ions, but interrupts as well. Using this tool, NSTX-U demonstrated
ver 100 different conﬁgurations across several hours, leading to
he ﬁnal chosen conﬁguration scheme with very few hurdles. The
raphical displays provide visual feedback of the inner workings of
he system with as much detail as required, down to the nanosec-
nd if necessary. One such example was our discovery of the vastly
ifferent “background noise” on the two PCI busses on the moth-
rboard. NightTune aided the effective slot selection for each card,
ince not all cards ﬁt on the “quiet” bus. Efforts on MRG  were far
ess forgiving in these areas, requiring additional time to imple-
ent each new idea. We  opted for the tool that allowed us to
ocus on what we wanted instead of how to get there. The ﬁnal
olution was ultimately simple, despite many attempts at complex
onﬁgurations. With the operating system packed into the lower
ores, the IO card interrupts and delicate software inner loops on
he higher cores, the cards themselves segmented bus-wise, and
nstrumentation to guarantee the system stays deterministic, the
STX-U control system operates with the hard real-time deter-
inism required of our feedback control mechanism: every 200 s
ycle takes between 199 s and 201 s, each time, every time.
RedHawk offers additional beneﬁts over MRG  in the form of a
ardware Realtime Clock and Interrupt Module (RCIM) and a cor-
esponding software Frequency Based Scheduler (FBS). Combining
hese two elements yields a framework to schedule threads based
n external interrupts, a very high resolution clock onboard the
forementioned RCIM, or a software triggered event. Under this
rrangement, Concurrent guarantees a process dispatch latency
PDL) of 15 s in the worst case. However, testing on the new hard-
are with appropriate shielding shows repeatable timings underon and Control System.
1 s with an upper bound of 2 s while under a load heavy enough
to signiﬁcantly exceed anything possible during operation.
4. FPDP I/O upgrade
The NSTX Control System (NCS) has always employed the Front
Panel Data Port (FPDP) protocol [3a] for moving data between all of
the integral components: the acquisition system, the real time com-
puter, and the controlled power supplies. Originally designed for
low latency high speed communication between VMEbus devices,
FPDP has since been extended to support a variety of platforms
including PCI and PMC. The fast board-to-board interface used in
the VME  community has now been adopted as a system interface
in microcomputer-based real time systems such as those employed
by NSTX.
The data acquisition system for NSTX-U is located about 1 km
away from the real time computer doing the actual feedback con-
trol, and the commands have to return the same distance. Further,
the various acquisition devices making up the FPDP input stream
are distributed across a wide area, requiring on the order of 100 m
cable length runs between devices. Serial FPDP excels at reliable
communication of arbitrary data sizes over varied distances, which
is precisely the scenario on NSTX-U.
NSTX made use of two  different standards: parallel FPDP over
copper (pFPDP) for short distances and easy signal splitting, and
serial FPDP over ﬁber (sFPDP) on a Curtiss-Wright SL100 card for
the longer distances between groups of digitizers and to and from
the real time computer, stepping back to parallel/copper at the back
of the computer itself. An NSTX-developed FPDP Input Multiple-
xing Module (FIMM)  allows combining pFPDP streams into a single
stream, albeit with an increasing latency at each level. The system
is very ﬂexible, supporting a wide variety of heterogeneous com-
ponents: multiple kinds of digitizers, input multiplexers, digital
inputs, and multiple transmission types see Fig. 1.
NSTX-U will improve this situation as shown in Fig. 2 by
eliminating cascading multiplexers, now that advances allow for
multiple serial ﬁber connections directly off of the PCI bus in the
computer itself. In the new conﬁguration, the digitizers will still
output pFPDP into an SL100 for conversion to sFPDP. However, the
856 K.G. Erickson et al. / Fusion Engineering and Design 89 (2014) 853–858
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Fig. 2. Future NSTX-U Ac
ultiple levels of multiplexers will disappear, and multiple direct
ber runs will instead connect directly to the real time computer.
his removes not only the multiplexing delays, but also the conver-
ion back and forth between copper and ﬁber. Measured latencies
mount to a total reduction from 69 s to 25 s. With a 5 kHz (or
00 s) system periodic, this 44 s savings represents a gain of
ore than 20%.
The switch to ﬁber is not without consequence, however. A def-
nite beneﬁt to a copper ribbon cable is the ability to easily split
he signal out to multiple devices for use on a scope or other recor-
ing device. As mentioned in Section 2, previous iterations of the
PDP infrastructure utilized ribbon cables to mirror data between
he real time control computer and a development system. This is
till possible with ﬁber through the use of an optical signal splitter,
ut at a higher expense both in monetary cost and in signal loss.
s a passive device, the splitter has a single input port and mul-
iple output ports with various ratios of signal reduction totalling
00% of the original signal available. For reliability purposes, NSTX-
 incorporates a Precision Rated Optics single mode splitter with a
0:50 ratio. However, ratios as imbalanced as 99/1 are available.
The FPDP output stream switched from copper pFPDP to ﬁber
FPDP as well, with a second SL240 mimicking the upgraded
nput side. New rectiﬁer control hardware developed by NSTX and
eployed as part of the upgrade removes aging components in use
rior to the existence of NSTX, including replacing the old Mer-
in digitizers with the new Stand Alone Digitizer version 2 (SAD2).
reviously, the FPDP output stream connected directly to CAMAC
21] “PClink” modules over ﬁber, which then broadcasted to recti-
er control modules and ultimately to CICADA [22] control modules
esiding in the rectiﬁer chassis. The new FPDP Output Module Serial
FOMS) [23] replaces this system entirely, receiving pFPDP data
ver existing copper lines and fanning out from a single transmitter
o up to 8 channels of rectiﬁer control over ﬁber.
. Software improvements
.1. DebuggingFor NSTX-U, which often requires development on short
imescales with hard deadlines, the need for efﬁcient debugging
s high. NSTX made use of a variety of locally developed tools andPcLink: Legacy Power Supply Controller
ion and Control System.
complex instrumentation procedures to gather data on problems
and ﬁnd and solve bugs. One tool examined and printed shared
memory segments, another veriﬁed voltage readings of digitizers,
and a third injected test data into the output stream. Instrumen-
tation involved among other things, set ways to calculate timings
down to CPU cycle counts for inner loops. These tools and pro-
cedures, while effective, swallowed up valuable resources and
required a deep understanding of the system in its entirety to inter-
pret results. NSTX-U will expand the old toolset with a commercial
off the shelf (COTS) set of powerful debugging tools known as the
NightStar Tools for Linux [15,16]. Alongside a traditional debugger,
this toolset also includes a kernel tracer, a scheduling simulator,
a real time performance tuner and more. For comparison, setting
up a particular latency test on NSTX required instrumenting and
recompiling code, delicate run conditions, and several days of lab
time. The same test in the new environment required roughly 3 min
and no code changes, while yielding a result more representative
of actual runtime conditions.
To aid continual testing in parallel with normal operations,
NSTX-U supports multiple kinds of MDSplus [20] trees for shot
data storage. Shots created by the MDSplus data acquisition sys-
tem during plasma operations, system testing, and calibration use
the “engineering” and “eng dev” trees to archive their data. As
described in Section 2, there are redundant PCS platforms running
simultaneously during the shot. The development computer with
neutered output writes to the “eng dev” tree to completely sep-
arate the data archives. During NCS software development with
multiple developers, the need quickly arose to have a third tree
without ties to the facility clock cycle. To avoid collisions during
tree creation by multiple parties, NSTX-U employs a mechanism
to request shots from the server atomically. A passkey protected
daemon creates a new sequentially numbered shot in a separate
tree called “eng test” using a numbering scheme that is indepen-
dent of the current NSTX-U shot number. The server daemon then
sends the newly created shot id back to only the requestor via an
MDS  Event. Only one instance of the daemon can run and service
requests at any time, thus preventing concurrency issues. On the
requestor side, the waiting process has a timeout associated with
it to account for error handling. The timeout is typically on the
order of 6 s, as the server needs 5 s to fully create the tree for the
shot.
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.2. Coding standards
Any moderately complex software package with multiple con-
urrent developers requires some level of standardization to ensure
 consistent approach that is maintainable, extensible, and easily
earnable by new developers. Central to this is a strict adherence to
he rules present in one or more versions of the language standard.
here are currently three versions of the C language, known collo-
uially as C89, C99, and C11.
C99, released in 1999 by the American National Standards Insti-
ute (ANSI) as ISO/IEC 9899:1999, was the ﬁrst major update since
he initial ANSI C language in 1989, known as both C89 (ANSI
3.159-1989) and C90 (ISO/IEC 9899:1990). Coupled with inline
unctions, reﬁned scoping rules, and native IEEE 754 ﬂoating point
ardware support, C99 is a viable starting point for real time deter-
inism in a GNU/Linux computer. By inlining certain functions that
xisted as macros in NSTX, NSTX-U now beneﬁts from compile time
hecking and additional optimizer opportunities without sacriﬁ-
ing speed. After rewriting code with scope in mind, the NSTX-U
ode base is more maintainable and more understandable. Finally,
ince the predominate data type for all I/O in the system is a 32-
it single precision ﬂoat, the direct hardware interface to ﬂoating
oint operations provides an immediate, effective speedup.
Most important for fully utilized systems is the addition of the
restrict” keyword, something that allows compilers to optimize
ode equivalent to Fortran speeds. This is a potentially dangerous
ut substantially beneﬁcial tool that serves as a contract between
he user and the compiler that a given pointer has no aliases. The
ompiler will not verify the lack of aliasing. It will instead apply
ossible optimizations based on the unaliased claim of the user.
f the developer misleads the compiler about the pointer restric-
ion, the compiler is free to create optimizations that will break the
rogram in subtly painful ways. Therefore, this is best reserved for
hose proﬁled bottlenecks with a well documented interface [11].
he signiﬁcant places where NSTX-U received measurable speed
mprovements using this technique involved vector math functions
nd byte array manipulations.
C99 received a facelift in March of 2011 with the release of C11,
 much more evolutionary rather than revolutionary change. C11
nables functionality needed for system stability such as concur-
ent threads and compatibility with current and future compilers
tilizing these standards. New static assertions implemented in the
STX-U debugging model help to catch bugs before they occur,
nd language-deﬁned threading support makes the multi-threaded
STX-U programs much easier to implement. Of most interest,
owever, is the built in atomic support that allows the compiler to
nforce concurrent behavior. This allows proper mutex locking to
ake advantage of the atomic features in current processors. NSTX
id not utilize locking in any form to control access to shared mem-
ry. While the system did work to some extent, it left much room
or improvement, as such operations required non-deterministic
ystem calls that introduced undesirable latency or produced erro-
eous results.
All other improvements to the system hinged on the ability to
odernize the entire code base. Well written code is easy to mod-
fy, refactor, and forward port (for instance for the 64-bit upgrade).
here were a number of simple programmatic rules that made
his transition easier. First, we removed all code that made any
ssumptions about the sizes of data types. For example, it used
o be customary in C programs to assume that sizeof(long) ==
izeof(void *). C99 removed the need for such assumptions with the
ew data types intptr t (an integer large enough to hold a pointer)
nd ptrdiff t (an integer large enough to hold the difference of two
ointers). Variables that required strict widths of 32 bits (such as for
ata acquisition) now utilize the new uint32 t, an unsigned inte-
er type guaranteed to be exactly 32 bits wide. NSTX-U employs and Design 89 (2014) 853–858 857
all of these current language standards, enforced at compile
time.
5.3. 64-bit capable software
Updating old code to conform to the new C11 coding standards
made forward porting to a 64-bit platform much easier. While it is
true that a 64-bit GNU/Linux system can run 32-bit code, and it is
also true that few plasma control programs need a 64-bit address
space for accessing data, there are far more changes present in the
x86 64 ABI that make a native 64-bit process desirable for real time
plasma control. The number of general purpose registers doubled,
and the increase allows function calls to pass more data via registers
instead of on the stack. This enables optimizations that completely
elide memory accesses altogether, especially in the case of small
functions that for whatever reason are not amenable to inlining.
The register count went up for the special purpose SSE registers
as well, allowing for the natural acceleration of large matrix oper-
ations. The new platform is also safer, with advanced support for
ﬁner grained control over data and code memory regions. The abil-
ity to mark a memory region as non-executable provides better
security from accidental buffer overruns that could cause entire
shot failures; In the worst case, they could completely mask failures,
instead yielding erroneous results.
5.4. Embracing the PCS code generator
General Atomics supplies a Plasma Control System (PCS) soft-
ware package used in many fusion experiments [4–8]. NSTX-U will
make use of their included code generator that makes writing an
algorithm a substantially simpler task. It uses the compiler’s C pre-
processor to parse a list of conﬁguration parameters and generate
the requisite algorithm header include ﬁles that previously were
entirely handwritten by NSTX. By incorporating this technology
into NSTX-U, typical algorithm development time improved from
an average of several weeks to several days. More importantly, it
allows an algorithm developer to concentrate on the core function-
ality of the algorithm itself instead of the interface to the underlying
framework.
In practice on NSTX-U, the source ﬁles maintained by hand
shrunk in size by an average of 90%, with the removed code replaced
by the ﬁles generated automatically. As a result, development time
for new or modiﬁed algorithms dropped from weeks to days, testing
and debugging of the algorithms themselves. Ultimately, the major-
ity of development effort was  spent on actual algorithm design,
as more time became available to spend perfecting the details of
how they worked. This is a marked change from past development
cycles.
To use the code generator requires describing an algorithm using
a customized language grafted on top of the C preprocessor. The
pseudo-language is complex, but very well documented and thor-
oughly consistent within itself. For instance, because of the layers
of nested languages, there are three different symbols used to sep-
arate arguments depending on the argument location. However,
there is never any ambiguity as to which argument separator to
use. The highest level arguments use commas, then vertical pipes,
followed by semicolons at the lowest level of separation. This level
separation is required when, for instance, a given argument is itself
a list of arguments.
The basic construct used in an algorithm description is a GEN
statement. There are several types, including GEN ALGORITHM for
the algorithm itself, and GEN VECTOR for specifying some kind
of input to an algorithm. Some GEN statements are shortcuts
for a complicated GEN VECTOR, such as GEN MATRIX which will
translate into several related GEN VECTOR statements. The most
common kind of input to an algorithm in the PCS system is the input
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aveform, a function of time that provides some instantaneous
alue to a function. Subsets group related input waveforms together
o provide the PCS operator with an organized interface. An input
aveform has many parameters, most of which are optional. Some,
uch as the aforementioned subset, can inherit from a previously
peciﬁed waveform to allow some amount of abstraction should a
ubset identiﬁer change. Also useful is the ability to generate multi-
le GEN VECTOR statements following some kind of pattern, such
s replacing a token with either an incrementing number or the
ext item in a list of words.
. Conclusions and future work
The increased capabilities of NSTX-U require numerous substan-
ial changes to the Control System. While the physical changes to
he computer are obvious, the less tangible changes needed to con-
rol it are immense. To that end we have improved upon a number
f aspects of NSTX plasma control for NSTX-U. From a simpliﬁed
PDP hardware topology to a modernized approach to software
evelopment, the NCS in NSTX-U is a more maintainable and stan-
ardized system to effectively control an experimental device with
 greatly increased operating envelope.
In the coming years, NSTX-U will explore using a GPU solution to
he more computationally intensive aspects of plasma control. The
iggest hurdles mainly involve the latency associated with getting
ata into and out of the graphics card along with the development
earning curve for GPU programming. On the hardware I/O side,
uture plans may  include bringing more FPDP connections directly
nto the real time computer, replacing SL100 cards in the ﬁeld with
aster SL240 versions, and upgrading all old digitizers to the new
AD2. Possible software upgrade solutions include using C++ in
reas where it can reduce maintenance cost and increase runtime
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